代码拉取完成,页面将自动刷新
# See LICENSE for license details.
# check RISCV environment variable
ifndef RISCV
$(error Please set environment variable RISCV. Please take a look at README)
endif
MODEL := Top
PROJECT := lowrisc_chip
CXX := g++
CXXFLAGS := -O1
SBT := java -Xmx2048M -Xss8M -XX:MaxPermSize=256M -jar sbt-launch.jar
SHELL := /bin/bash
CHISEL_ARGS := $(PROJECT) $(MODEL) $(PROJECT) $(CONFIG) --W0W --minimumCompatibility 3.0.0 --backend $(BACKEND) --configName $(CONFIG) --compileInitializationUnoptimized --targetDir $(generated_dir)
# specify source files
src_path = src/main/scala
default_submodules = . junctions uncore hardfloat rocket
chisel_srcs := $(addprefix $(base_dir)/,$(addsuffix /$(src_path)/*.scala,$(default_submodules)))
osd_base = $(base_dir)/opensocdebug/hardware
include $(osd_base)/Makefrag
chisel_srcs += $(osd_srcs)
# translate trace files generated by C++/Verilog simulation
disasm := >
which_disasm := $(shell which spike-dasm 2> /dev/null)
ifneq ($(which_disasm),)
disasm := | $(which_disasm) $(DISASM_EXTENSION) >
endif
# define time-out for different types of simulation
timeout_cycles = 10000000
long_timeout_cycles = 50000000
linux_timeout_cycles = 5000000000
# emacs local variable
# Local Variables:
# mode: makefile
# End:
此处可能存在不合适展示的内容,页面不予展示。您可通过相关编辑功能自查并修改。
如您确认内容无涉及 不当用语 / 纯广告导流 / 暴力 / 低俗色情 / 侵权 / 盗版 / 虚假 / 无价值内容或违法国家有关法律法规的内容,可点击提交进行申诉,我们将尽快为您处理。