Home.md · lyj123/NyuziProcessor.wiki - Gitee

Create your Gitee Account

Explore and code with more than 12 million developers，Free private repositories ！：）

文件

This repository doesn't specify license. Please pay attention to the specific project description and its upstream code dependency when using it.

Clone or Download

Home.md 1.72 KB

# Overview

Driven by increasingly complex use cases, modern GPUs are evolving from a constrained programming model to a more sophisticated and general purpose one. This project approaches the problem from the opposite direction, starting with a very general purpose architecture and adding parallel processing capabilities. It is focused on computation heavy use cases. While it can run graphical programs, it is not optimized for that use case, as it doesn't have the fixed function hardware like a traditional GPU. It is capable of operating as a coprocessor or a standalone processor. High level features include:

* Multiple cores with cache coherence
* Hardware multithreading
* Wide vector floating point SIMD with predicated execution
* Virtual memory

When synthesized for a Cyclone IV FPGA, this takes ~74k logic elements and has a maximum frequency of ~54 MHz.
When synthesized for ASIC using the [NanGate 45 nm cell library](http://www.nangate.com/?page_id=22) and [Syopsys Design Compiler](https://www.synopsys.com/support/training/rtl-synthesis/design-compiler-rtl-synthesis.html), estimates show a maximum frequency of 671 MHz, and, for each core, 1.84 mm2 of area and 329 mW power usage.

## Documentation

* [[Instruction Set]]
* [[Microarchitecture]]
* [[Compiler/ABI]]
* [[Test SOC Register Map]]
* [[How To Add An Instruction]]
* [[Memory Mapped Peripherals]]
* [[V2 Microarchitecture Changes]]
* [[HDL Conventions]]
* [[JTAG On Chip Debugging Support]]
* [[DE2 115 Setup]]
* [[Performance Analysis]]

## Misc

* [[Gallery]]
* [XV6 Operating System Port](https://github.com/jbush001/xv6-nyuzi)
* [[Related Projects and Research]]
* [[Similar Projects]]
* [Latchup 2019 Presentation](https://youtu.be/ZP8rmAZUIa4)

Copy Edit Raw Blame History

authored 2019-05-23 21:13 . Updated Home (markdown)

# Overview

Driven by increasingly complex use cases, modern GPUs are evolving from a constrained programming model to a more sophisticated and general purpose one. This project approaches the problem from the opposite direction, starting with a very general purpose architecture and adding parallel processing capabilities. It is focused on computation heavy use cases. While it can run graphical programs, it is not optimized for that use case, as it doesn't have the fixed function hardware like a traditional GPU. It is capable of operating as a coprocessor or a standalone processor. High level features include:

* Multiple cores with cache coherence
* Hardware multithreading
* Wide vector floating point SIMD with predicated execution
* Virtual memory

When synthesized for a Cyclone IV FPGA, this takes ~74k logic elements and has a maximum frequency of ~54 MHz.
When synthesized for ASIC using the [NanGate 45 nm cell library](http://www.nangate.com/?page_id=22) and [Syopsys Design Compiler](https://www.synopsys.com/support/training/rtl-synthesis/design-compiler-rtl-synthesis.html), estimates show a maximum frequency of 671 MHz, and, for each core, 1.84 mm2 of area and 329 mW power usage.

## Documentation

* [[Instruction Set]]
* [[Microarchitecture]]
* [[Compiler/ABI]]
* [[Test SOC Register Map]]
* [[How To Add An Instruction]]
* [[Memory Mapped Peripherals]]
* [[V2 Microarchitecture Changes]]
* [[HDL Conventions]]
* [[JTAG On Chip Debugging Support]]
* [[DE2 115 Setup]]
* [[Performance Analysis]]

## Misc

* [[Gallery]]
* [XV6 Operating System Port](https://github.com/jbush001/xv6-nyuzi)
* [[Related Projects and Research]]
* [[Similar Projects]]
* [Latchup 2019 Presentation](https://youtu.be/ZP8rmAZUIa4)

Loading...

马建仓 AI 助手

尝试更多

代码解读

代码找茬

代码优化

1

https://gitee.com/lyj514328/NyuziProcessor.git

git@gitee.com:lyj514328/NyuziProcessor.git

lyj514328

NyuziProcessor

NyuziProcessor.wiki

master