1 Star 0 Fork 1

哈哈哈/gaussfilter_FPGA

forked from EatonL/gaussfilter_FPGA 
加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
文件
该仓库未声明开源许可证文件(LICENSE),使用请关注具体项目描述及其代码上游依赖。
克隆/下载
O.bsf 2.24 KB
一键复制 编辑 原始数据 按行查看 历史
EatonL 提交于 2017-11-29 14:27 . gauss
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
(rect 16 16 208 128)
(text "O" (rect 5 0 12 12)(font "Arial" ))
(text "inst" (rect 8 96 20 108)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "clk" (rect 0 0 10 12)(font "Arial" ))
(text "clk" (rect 21 27 31 39)(font "Arial" ))
(line (pt 0 32)(pt 16 32)(line_width 1))
)
(port
(pt 0 48)
(input)
(text "rst" (rect 0 0 10 12)(font "Arial" ))
(text "rst" (rect 21 43 31 55)(font "Arial" ))
(line (pt 0 48)(pt 16 48)(line_width 1))
)
(port
(pt 0 64)
(input)
(text "out[14..0]" (rect 0 0 36 12)(font "Arial" ))
(text "out[14..0]" (rect 21 59 57 71)(font "Arial" ))
(line (pt 0 64)(pt 16 64)(line_width 3))
)
(port
(pt 0 80)
(input)
(text "rdreq" (rect 0 0 21 12)(font "Arial" ))
(text "rdreq" (rect 21 75 42 87)(font "Arial" ))
(line (pt 0 80)(pt 16 80)(line_width 1))
)
(port
(pt 192 32)
(output)
(text "tureOut[14..0]" (rect 0 0 54 12)(font "Arial" ))
(text "tureOut[14..0]" (rect 117 27 171 39)(font "Arial" ))
(line (pt 192 32)(pt 176 32)(line_width 3))
)
(parameter
"right"
"100101100"
""
(type "PARAMETER_UNSIGNED_BIN") )
(parameter
"left"
"000000001"
""
(type "PARAMETER_UNSIGNED_BIN") )
(drawing
(rectangle (rect 16 16 176 96)(line_width 1))
)
(annotation_block (parameter)(rect 208 -64 308 16))
)
马建仓 AI 助手
尝试更多
代码解读
代码找茬
代码优化
Verilog
1
https://gitee.com/hqpas/gaussfilter_FPGA.git
git@gitee.com:hqpas/gaussfilter_FPGA.git
hqpas
gaussfilter_FPGA
gaussfilter_FPGA
master

搜索帮助

0d507c66 1850385 C8b1a773 1850385