1 Star 0 Fork 1

EatonL/gaussfilter_FPGA

加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
文件
该仓库未声明开源许可证文件(LICENSE),使用请关注具体项目描述及其代码上游依赖。
克隆/下载
FIFO_B.bsf 2.94 KB
一键复制 编辑 原始数据 按行查看 历史
EatonL 提交于 2017-11-29 14:27 . gauss
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
(rect 0 0 176 168)
(text "FIFO_B" (rect 66 0 119 16)(font "Arial" (font_size 10)))
(text "inst" (rect 8 152 25 164)(font "Arial" ))
(port
(pt 0 48)
(input)
(text "data[7..0]" (rect 0 0 53 14)(font "Arial" (font_size 8)))
(text "data[7..0]" (rect 20 41 63 54)(font "Arial" (font_size 8)))
(line (pt 0 48)(pt 16 48)(line_width 3))
)
(port
(pt 0 72)
(input)
(text "wrreq" (rect 0 0 35 14)(font "Arial" (font_size 8)))
(text "wrreq" (rect 20 65 48 78)(font "Arial" (font_size 8)))
(line (pt 0 72)(pt 16 72))
)
(port
(pt 0 88)
(input)
(text "rdreq" (rect 0 0 30 14)(font "Arial" (font_size 8)))
(text "rdreq" (rect 20 81 44 94)(font "Arial" (font_size 8)))
(line (pt 0 88)(pt 16 88))
)
(port
(pt 0 112)
(input)
(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
(text "clock" (rect 20 105 43 118)(font "Arial" (font_size 8)))
(line (pt 0 112)(pt 16 112))
)
(port
(pt 176 48)
(output)
(text "q[7..0]" (rect 0 0 35 14)(font "Arial" (font_size 8)))
(text "q[7..0]" (rect 127 41 155 54)(font "Arial" (font_size 8)))
(line (pt 176 48)(pt 160 48)(line_width 3))
)
(port
(pt 176 72)
(output)
(text "full" (rect 0 0 16 14)(font "Arial" (font_size 8)))
(text "full" (rect 143 65 155 78)(font "Arial" (font_size 8)))
(line (pt 176 72)(pt 160 72))
)
(port
(pt 176 88)
(output)
(text "usedw[1..0]" (rect 0 0 68 14)(font "Arial" (font_size 8)))
(text "usedw[1..0]" (rect 99 81 155 94)(font "Arial" (font_size 8)))
(line (pt 176 88)(pt 160 88)(line_width 3))
)
(drawing
(text "8 bits x 4 words" (rect 93 133 250 277)(font "Arial" ))
(line (pt 16 124)(pt 160 124))
(line (pt 16 32)(pt 160 32))
(line (pt 160 32)(pt 160 157))
(line (pt 160 157)(pt 16 157))
(line (pt 16 157)(pt 16 32))
(line (pt 0 0)(pt 177 0))
(line (pt 177 0)(pt 177 175))
(line (pt 0 175)(pt 177 175))
(line (pt 0 0)(pt 0 175))
(line (pt 0 0)(pt 0 0))
(line (pt 0 0)(pt 0 0))
(line (pt 0 0)(pt 0 0))
(line (pt 0 0)(pt 0 0))
)
)
Loading...
马建仓 AI 助手
尝试更多
代码解读
代码找茬
代码优化
Verilog
1
https://gitee.com/EatonL/gaussfilter_FPGA.git
git@gitee.com:EatonL/gaussfilter_FPGA.git
EatonL
gaussfilter_FPGA
gaussfilter_FPGA
master

搜索帮助