1 Star 0 Fork 10

马青宇/plat-raspi

forked from YingyiTech/plat-raspi
关闭
 
加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
文件
克隆/下载
irq.c 4.16 KB
一键复制 编辑 原始数据 按行查看 历史
/* SPDX-License-Identifier: BSD-3-Clause */
/*
* Authors: Santiago Pagani <santiagopagani@gmail.com>
*
* Copyright (c) 2020, NEC Laboratories Europe GmbH, NEC Corporation.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the copyright holder nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
* THIS HEADER MAY NOT BE EXTRACTED OR MODIFIED IN ANY WAY.
*/
#include <stdlib.h>
#include <uk/print.h>
#include <uk/essentials.h>
#include <raspi/irq.h>
#include <raspi/time.h>
#include <raspi/raspi_info.h>
#include <arm/time.h>
static irq_handler_func_t irq_handlers[IRQS_MAX];
int ukplat_irq_register(unsigned long irq, irq_handler_func_t func, void *arg __unused)
{
switch (irq) {
case IRQ_ID_ARM_GENERIC_TIMER:
break;
case IRQ_ID_RASPI_ARM_SIDE_TIMER:
*ENABLE_BASIC_IRQS = *ENABLE_BASIC_IRQS | IRQS_BASIC_ARM_TIMER_IRQ;
raspi_arm_side_timer_irq_clear();
raspi_arm_side_timer_irq_enable();
break;
default:
// Unsupported IRQ
uk_pr_crit("ukplat_irq_register: Unsupported IRQ\n");
return -1;
}
irq_handlers[irq] = func;
return 0;
}
int ukplat_irq_init(void)
{
for (unsigned int i = 0; i < IRQS_MAX; i++) {
irq_handlers[i] = NULL;
}
*DISABLE_BASIC_IRQS = 0xFFFFFFFF;
*DISABLE_IRQS_1 = 0xFFFFFFFF;
*DISABLE_IRQS_2 = 0xFFFFFFFF;
irq_vector_init();
return 0;
}
void show_invalid_entry_message(int type)
{
uk_pr_debug("IRQ: %d\n", type);
}
void show_invalid_entry_message_el1_sync(uint64_t esr_el, uint64_t far_el)
{
uk_pr_debug("ESR_EL1: %lx, FAR_EL1: %lx, SCTLR_EL1:%lx\n", esr_el, far_el, get_sctlr_el1());
}
void ukplat_irq_handle(void)
{
__u32 irq_bits = *IRQ_BASIC_PENDING & *ENABLE_BASIC_IRQS;
if ((irq_bits & IRQS_BASIC_ARM_TIMER_IRQ) && irq_handlers[IRQ_ID_RASPI_ARM_SIDE_TIMER]) {
irq_handlers[IRQ_ID_RASPI_ARM_SIDE_TIMER](NULL);
return;
}
if ((get_el0(cntv_ctl) & GT_TIMER_IRQ_STATUS) && irq_handlers[IRQ_ID_ARM_GENERIC_TIMER]) {
irq_handlers[IRQ_ID_ARM_GENERIC_TIMER](NULL);
return;
}
uk_pr_crit("ukplat_irq_handle: Unhandled IRQ\n");
uk_pr_crit("IRQ_BASIC_PENDING: %u\n", *IRQ_BASIC_PENDING);
uk_pr_crit("IRQ_PENDING_1: %u\n", *IRQ_PENDING_1);
uk_pr_crit("IRQ_PENDING_2: %u\n", *IRQ_PENDING_2);
uk_pr_crit("ENABLE_BASIC_IRQS: %u\n", *ENABLE_BASIC_IRQS);
uk_pr_crit("ENABLE_IRQS_1: %u\n", *ENABLE_IRQS_1);
uk_pr_crit("ENABLE_IRQS_2: %u\n", *ENABLE_IRQS_2);
uk_pr_crit("DISABLE_BASIC_IRQS: %u\n", *DISABLE_BASIC_IRQS);
uk_pr_crit("DISABLE_IRQS_1: %u\n", *DISABLE_IRQS_1);
uk_pr_crit("DISABLE_IRQS_2: %u\n", *DISABLE_IRQS_2);
uk_pr_crit("get_el0(cntv_ctl): %lu\n", get_el0(cntv_ctl));
uk_pr_crit("irq_handlers[IRQ_ID_ARM_GENERIC_TIMER]: %lu\n", (unsigned long)irq_handlers[IRQ_ID_ARM_GENERIC_TIMER]);
uk_pr_crit("irq_handlers[IRQ_ID_RASPI_ARM_SIDE_TIMER]: %lu\n", (unsigned long)irq_handlers[IRQ_ID_RASPI_ARM_SIDE_TIMER]);
while(1);
}
马建仓 AI 助手
尝试更多
代码解读
代码找茬
代码优化
C
1
https://gitee.com/zlaazlaa/plat-raspi.git
git@gitee.com:zlaazlaa/plat-raspi.git
zlaazlaa
plat-raspi
plat-raspi
master

搜索帮助

0d507c66 1850385 C8b1a773 1850385