This action will force synchronization from wataru不喜欢吃SASHIMI/Verilog数字电路设计基础模块, which will overwrite any changes that you have made since you forked the repository, and can not be recovered!!!

Synchronous operation will process in the background and will refresh the page when finishing processing. Please be patient.