//2024-1-9 
//߼д

module ();
reg     y_mux2;

//always @(sel or a or b) begin
always @(*) begin
    if(sel == 1'b0)
        y_mux2 = a;   //blocking asssignment
    else
        y_mux2 = b;
end


endmodule