1 Star 0 Fork 1

dragonbyl/Hell_MicroFPGA_Framwork

加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
文件
克隆/下载
Hell_MicroFPGA_Framwork.wcfg 11.06 KB
一键复制 编辑 原始数据 按行查看 历史
Hell-Prototypes 提交于 2013-10-31 16:51 . Init commit
<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
<wave_state>
</wave_state>
<db_ref_list>
<db_ref path="E:/3.Datum/Hell_Prototypes/Hell_MicroFPGA/03.Software/FPGA/Hell_MicroFPGA_Framwork/XISE/Test_Bench_isim_beh.wdb" id="1" type="auto">
<top_modules>
<top_module name="Test_Bench" />
<top_module name="glbl" />
</top_modules>
</db_ref>
</db_ref_list>
<WVObjectSize size="3" />
<wvobject fp_name="group34" type="group">
<obj_property name="label">IO</obj_property>
<obj_property name="DisplayName">label</obj_property>
<wvobject fp_name="/Test_Bench/PIC_MISO" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">PIC_MISO</obj_property>
<obj_property name="ObjectShortName">PIC_MISO</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/ROM_MISO" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">ROM_MISO</obj_property>
<obj_property name="ObjectShortName">ROM_MISO</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/ROM_SCK" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">ROM_SCK</obj_property>
<obj_property name="ObjectShortName">ROM_SCK</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/ROM_MOSI" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">ROM_MOSI</obj_property>
<obj_property name="ObjectShortName">ROM_MOSI</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/ROM_CSO_B" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">ROM_CSO_B</obj_property>
<obj_property name="ObjectShortName">ROM_CSO_B</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdClk_o" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">sdClk_o</obj_property>
<obj_property name="ObjectShortName">sdClk_o</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdRas_bo" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">sdRas_bo</obj_property>
<obj_property name="ObjectShortName">sdRas_bo</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdCas_bo" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">sdCas_bo</obj_property>
<obj_property name="ObjectShortName">sdCas_bo</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdCe_bo" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">sdCe_bo</obj_property>
<obj_property name="ObjectShortName">sdCe_bo</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdWe_bo" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">sdWe_bo</obj_property>
<obj_property name="ObjectShortName">sdWe_bo</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdBs_o" type="array" db_ref_id="1">
<obj_property name="ElementShortName">sdBs_o[1:0]</obj_property>
<obj_property name="ObjectShortName">sdBs_o[1:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdAddr_o" type="array" db_ref_id="1">
<obj_property name="ElementShortName">sdAddr_o[11:0]</obj_property>
<obj_property name="ObjectShortName">sdAddr_o[11:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/wr_en" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">wr_en</obj_property>
<obj_property name="ObjectShortName">wr_en</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdData_io" type="array" db_ref_id="1">
<obj_property name="ElementShortName">sdData_io[15:0]</obj_property>
<obj_property name="ObjectShortName">sdData_io[15:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sdClkFb_i" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">sdClkFb_i</obj_property>
<obj_property name="ObjectShortName">sdClkFb_i</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/clk_i" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">clk_i</obj_property>
<obj_property name="ObjectShortName">clk_i</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/PIC_SCK" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">PIC_SCK</obj_property>
<obj_property name="ObjectShortName">PIC_SCK</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/PIC_MOSI" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">PIC_MOSI</obj_property>
<obj_property name="ObjectShortName">PIC_MOSI</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/sd_data" type="array" db_ref_id="1">
<obj_property name="ElementShortName">sd_data[15:0]</obj_property>
<obj_property name="ObjectShortName">sd_data[15:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/wrbyte_req" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">wrbyte_req</obj_property>
<obj_property name="ObjectShortName">wrbyte_req</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/wrbyte_data" type="array" db_ref_id="1">
<obj_property name="ElementShortName">wrbyte_data[7:0]</obj_property>
<obj_property name="ObjectShortName">wrbyte_data[7:0]</obj_property>
</wvobject>
</wvobject>
<wvobject fp_name="group33" type="group">
<obj_property name="label">SPI</obj_property>
<obj_property name="DisplayName">label</obj_property>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/MOSI_r" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">MOSI_r</obj_property>
<obj_property name="ObjectShortName">MOSI_r</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/Data_i" type="array" db_ref_id="1">
<obj_property name="ElementShortName">Data_i[7:0]</obj_property>
<obj_property name="ObjectShortName">Data_i[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/Wr_i" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">Wr_i</obj_property>
<obj_property name="ObjectShortName">Wr_i</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/bit_count_zero" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">bit_count_zero</obj_property>
<obj_property name="ObjectShortName">bit_count_zero</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/SCK_POS" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">SCK_POS</obj_property>
<obj_property name="ObjectShortName">SCK_POS</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/SCK_NEG" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">SCK_NEG</obj_property>
<obj_property name="ObjectShortName">SCK_NEG</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/Buffer_o" type="array" db_ref_id="1">
<obj_property name="ElementShortName">Buffer_o[7:0]</obj_property>
<obj_property name="ObjectShortName">Buffer_o[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/BF_o" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">BF_o</obj_property>
<obj_property name="ObjectShortName">BF_o</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/bit_count" type="array" db_ref_id="1">
<obj_property name="ElementShortName">bit_count[2:0]</obj_property>
<obj_property name="ObjectShortName">bit_count[2:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/SPI_SR" type="array" db_ref_id="1">
<obj_property name="ElementShortName">SPI_SR[7:0]</obj_property>
<obj_property name="ObjectShortName">SPI_SR[7:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/SPI_Slave_inst/SCK_r" type="array" db_ref_id="1">
<obj_property name="ElementShortName">SCK_r[1:0]</obj_property>
<obj_property name="ObjectShortName">SCK_r[1:0]</obj_property>
</wvobject>
</wvobject>
<wvobject fp_name="group41" type="group">
<obj_property name="label">COMM</obj_property>
<obj_property name="DisplayName">label</obj_property>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/state" type="array" db_ref_id="1">
<obj_property name="ElementShortName">state[1:0]</obj_property>
<obj_property name="ObjectShortName">state[1:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/dataFromHost" type="array" db_ref_id="1">
<obj_property name="ElementShortName">dataFromHost[15:0]</obj_property>
<obj_property name="ObjectShortName">dataFromHost[15:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/dataFromMem" type="array" db_ref_id="1">
<obj_property name="ElementShortName">dataFromMem[15:0]</obj_property>
<obj_property name="ObjectShortName">dataFromMem[15:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/dataToHost_i" type="array" db_ref_id="1">
<obj_property name="ElementShortName">dataToHost_i[15:0]</obj_property>
<obj_property name="ObjectShortName">dataToHost_i[15:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/dataFromHost_o" type="array" db_ref_id="1">
<obj_property name="ElementShortName">dataFromHost_o[15:0]</obj_property>
<obj_property name="ObjectShortName">dataFromHost_o[15:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/addr_o" type="array" db_ref_id="1">
<obj_property name="ElementShortName">addr_o[22:0]</obj_property>
<obj_property name="ObjectShortName">addr_o[22:0]</obj_property>
</wvobject>
<wvobject fp_name="/Test_Bench/Hell_MicroFPGA_Framwork_inst/COMM_inst/byte_count" type="array" db_ref_id="1">
<obj_property name="ElementShortName">byte_count[5:0]</obj_property>
<obj_property name="ObjectShortName">byte_count[5:0]</obj_property>
</wvobject>
</wvobject>
</wave_config>
马建仓 AI 助手
尝试更多
代码解读
代码找茬
代码优化
1
https://gitee.com/dragonbyl/Hell_MicroFPGA_Framwork.git
git@gitee.com:dragonbyl/Hell_MicroFPGA_Framwork.git
dragonbyl
Hell_MicroFPGA_Framwork
Hell_MicroFPGA_Framwork
master

搜索帮助