@dongyunc
dongyunc no introduction.
The Ultra-Low Power RISC-V Core
帮你画verilog代码的模块接口图
https://github.com/open-sdr/openofdm
some module list doc
Never use print for debugging again