1 Star 1 Fork 0

Mike Zhou/基于FPGA-Verilog HDL的TCD1206SUP图像传感器驱动电路设计

加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
文件
克隆/下载
TCD1206_bdf.bdf 5.72 KB
一键复制 编辑 原始数据 按行查看 历史
网易独家音乐人Mike Zhou 提交于 2024-10-16 02:33 . 2
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
*/
//#pragma file_not_in_maxplusii_format
(header "graphic" (version "1.3"))
(pin
(input)
(rect -24 72 144 88)
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
(text "CLK" (rect 5 0 26 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 92 12)(pt 117 12)(line_width 1))
(line (pt 92 4)(pt 117 4)(line_width 1))
(line (pt 121 8)(pt 168 8)(line_width 1))
(line (pt 92 12)(pt 92 4)(line_width 1))
(line (pt 117 4)(pt 121 8)(line_width 1))
(line (pt 117 12)(pt 121 8)(line_width 1))
)
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
(annotation_block (location)(rect -24 48 24 64))
)
(pin
(input)
(rect -24 136 144 152)
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
(text "RST" (rect 5 0 26 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 92 12)(pt 117 12)(line_width 1))
(line (pt 92 4)(pt 117 4)(line_width 1))
(line (pt 121 8)(pt 168 8)(line_width 1))
(line (pt 92 12)(pt 92 4)(line_width 1))
(line (pt 117 4)(pt 121 8)(line_width 1))
(line (pt 117 12)(pt 121 8)(line_width 1))
)
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
(annotation_block (location)(rect -24 112 24 128))
)
(pin
(output)
(rect 360 72 536 88)
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
(text "SH" (rect 90 0 105 12)(font "Arial" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8)(line_width 1))
(line (pt 52 4)(pt 78 4)(line_width 1))
(line (pt 52 12)(pt 78 12)(line_width 1))
(line (pt 52 12)(pt 52 4)(line_width 1))
(line (pt 78 4)(pt 82 8)(line_width 1))
(line (pt 82 8)(pt 78 12)(line_width 1))
(line (pt 78 12)(pt 82 8)(line_width 1))
)
(annotation_block (location)(rect 552 72 592 88))
)
(pin
(output)
(rect 360 104 536 120)
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
(text "RS" (rect 90 0 105 12)(font "Arial" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8)(line_width 1))
(line (pt 52 4)(pt 78 4)(line_width 1))
(line (pt 52 12)(pt 78 12)(line_width 1))
(line (pt 52 12)(pt 52 4)(line_width 1))
(line (pt 78 4)(pt 82 8)(line_width 1))
(line (pt 82 8)(pt 78 12)(line_width 1))
(line (pt 78 12)(pt 82 8)(line_width 1))
)
(annotation_block (location)(rect 552 104 592 120))
)
(pin
(output)
(rect 360 136 536 152)
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
(text "CR1" (rect 90 0 112 12)(font "Arial" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8)(line_width 1))
(line (pt 52 4)(pt 78 4)(line_width 1))
(line (pt 52 12)(pt 78 12)(line_width 1))
(line (pt 52 12)(pt 52 4)(line_width 1))
(line (pt 78 4)(pt 82 8)(line_width 1))
(line (pt 82 8)(pt 78 12)(line_width 1))
(line (pt 78 12)(pt 82 8)(line_width 1))
)
(annotation_block (location)(rect 552 136 592 152))
)
(pin
(output)
(rect 360 168 536 184)
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
(text "CR2" (rect 90 0 112 12)(font "Arial" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8)(line_width 1))
(line (pt 52 4)(pt 78 4)(line_width 1))
(line (pt 52 12)(pt 78 12)(line_width 1))
(line (pt 52 12)(pt 52 4)(line_width 1))
(line (pt 78 4)(pt 82 8)(line_width 1))
(line (pt 82 8)(pt 78 12)(line_width 1))
(line (pt 78 12)(pt 82 8)(line_width 1))
)
(annotation_block (location)(rect 552 168 592 184))
)
(block
(rect 184 64 320 216)
(text "TCD1206" (rect 5 5 56 19)(font "Arial" (font_size 8))) (text "inst" (rect 5 138 22 150)(font "Arial" )) (block_io "CLK" (input))
(block_io "RST" (input))
(block_io "SH" (output))
(block_io "RS" (output))
(block_io "CR1" (output))
(block_io "CR2" (output))
(mapper
(pt 0 16)
(input)
(mapping "CLK" "CLK" )
(annotation_block (mapping)(rect 88 24 168 56))
)
(mapper
(pt 0 80)
(input)
(mapping "RST" "RST" )
(annotation_block (mapping)(rect 88 160 168 192))
)
(mapper
(pt 136 16)
(output)
(mapping "SH" "SH" )
(annotation_block (mapping)(rect 344 32 416 64))
)
(mapper
(pt 136 80)
(output)
(mapping "CR1" "CR1" )
(annotation_block (mapping)(rect 424 192 496 224))
)
(mapper
(pt 136 112)
(output)
(mapping "CR2" "CR2" )
(annotation_block (mapping)(rect 344 192 416 224))
)
(mapper
(pt 136 48)
(output)
(mapping "RS" "RS" )
(annotation_block (mapping)(rect 424 32 496 64))
)
)
(connector
(pt 320 80)
(pt 360 80)
)
(connector
(text ".." (rect 328 96 335 108)(font "Arial" ))
(pt 320 112)
(pt 360 112)
)
(connector
(text "CR1" (rect 376 128 398 140)(font "Arial" ))
(pt 320 144)
(pt 360 144)
)
(connector
(text "CR2" (rect 376 160 398 172)(font "Arial" ))
(pt 320 176)
(pt 360 176)
)
(connector
(pt 144 80)
(pt 184 80)
)
(connector
(text "RST" (rect 154 128 172 140)(font "Arial" ))
(pt 184 144)
(pt 144 144)
)
马建仓 AI 助手
尝试更多
代码解读
代码找茬
代码优化
Verilog
1
https://gitee.com/Mike_Zhou_Group/TCD1206SUP_FPGA.git
git@gitee.com:Mike_Zhou_Group/TCD1206SUP_FPGA.git
Mike_Zhou_Group
TCD1206SUP_FPGA
基于FPGA-Verilog HDL的TCD1206SUP图像传感器驱动电路设计
master

搜索帮助